← Back to Labs
Virtual memory page walk
Translate a 48-bit virtual address through a four-level x86_64 page table. Watch the TLB cache recent translations and fall back to a walk on a miss.
0/4idle
Press Translate to start at the TLB. A hit ends immediately, while a miss walks PML4 → PDPT → PD → PT before the mapping can be cached.
Shortcuts: T translate · R random · F fault · L flush · X reset
Tap the controls to explore translation, faults, and TLB flushes.